
Timing Characteristics
32
February 20, 2009
IDT82V3155
ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
Figure - 13 Output Timing 1
t
F8WH
t
F0D
t
F0WL
t
F16D
t
F16WL
t
F16H
t
F16S
t
C16D
t
C16W
t
C8W
t
C4W
t
C2W
t
C2D
t
C6W
t
C6D
t
C15D
t
C15W
t
C8D
t
C4D
V
T
V
T
V
T
V
T
V
T
V
T
V
T
V
T
V
T
C1.5o
C6o
C2o
C4o
C8o
C16o
F16o
F0o
F8o
C32o
C3o
t
C32D
t
C3D
t
C3W
t
C32WH
V
T
V
T
F32o
t
F32WL
t
F32D
V
T
t
F32S
t
F32H
t
C6W
t
C4W
t
C8W
V
T
C19o
C155
0
t
C19D
t
C19W
V
T
t
F19WH
t
F19D
t
F19S
t
F19H
F19o
t
C155W
t
C155D
(see Note 1)
V
DD